In this paper new methods for the transformation of a given combinational circuit into a self-dual circuit based on the notion of a self-dual complement are investigated. The large variety of self-dual complements can be utilized to optimize the transformed selfdual circuit. Self-dual duplication and self-dual parity prediction are considered in detail. As a method for the reduction of self-dual outputs, output space compaction of self-dual outputs is considered. For the first time we also describe in this paper how a self-dual circuit can be modified into a self-dual fault-secure circuit.
INTRODUCTION
Self-checking and self-testing circuits are becoming more and more important as the complexity of VLSI continues to increase. For the design of self-checking or self-testing circuits very often coding techniques as described, for example in [1] [2] [3] [4] [5] [6] [7] [8] with additional control bits and additional checkers are used. On the other hand, time redundancy is also utilized for error detection.
Especially for arithmetic operations with simple functional equations the method of pseudoduplication is of interest [4, [9] [10] [11] . The Thus, the application of self-dual circuits and the combination of their different modes of operation allows one to achieve different levels of error detection and fault tolerance.
In this paper new methods for the transformation of a given combinational circuit into a selfdual circuit are investigated. These methods are based on the concept of a self-dual complement of a Boolean function. Thereby a Boolean function 6f(x) is called a self-dual complement of the Boolean function f(x) if the modulo-2-sum f(x) 6f (x) off(x) and 6f(x) is self-dual. To modify a given combinational circuit f into a selfdual circuit fd the original circuit is completed by a circuit Sfe(x) implementing the self-dual complement f(X). For x-xl,... ,Xm there exist 2 2m-I different self-dual m-ary Boolean functions. Thus for a given Boolean function f(x) there also exist 2 2"-1 different self-dual complements. This variety of self-dual complements can be utilized to optimize the modified self-dual circuit. An optimization of the self-dual circuit with such a variety of choices is possible even if the original circuit is completely specified and no don't-care conditions of the original circuit are available. The original circuit and the carefully chosen self-dual complement can be jointly or separately implemented and optimized.
First, self-dual duplication is described. To reduce the number of self-dual outputs, self-dual parity prediction is investigated. As a further method for the reduction of self-dual outputs, output space compaction of self-dual outputs is considered.
A fault 4 of a self-dual circuit is detected, if, for alternating inputs the outputs of the erroneous circuit are not alternating. Faults of the primary input lines are also detected in test mode and in on-line mode with a high probability. A fault will not be detected if the outputs are erroneous but alternating. For safety-critical applications such a situation can not be tolerated. For the first time, we also describe in this paper how a self-dual circuit can be modified into a self-dual fault-secure circuit, i.e., into a self-dual circuit for which every single gate fault will immediately be detected by not being alternating if the fault, for the first time, forces a circuit output to be erroneous.
In general, it is demonstrated in this paper that the method of modifying a given combinational circuit into a self-dual circuit by use of a self-dual complement is an effective method for error detection and testing with low area overhead and a high fault coverage. The paper is organized as follows. The next chapter contains the basic notions and notations which are applied in the following chapters for the design of different types of self-dual circuits. First, the notion of a self-dual complement of a Boolean function is introduced and self-dual complements with both a minimal number of ones and a maximal number of ones are described. These types of self-dual complements are especially useful for the design of self-dual circuits. Self-dual testability is formally defined and it is shown how a self-dual complement can be used for error detection. Self-dual fault secureness is defined both at a functional and at a structural level. 
is a self-dual complement of g(x As an example let us consider the circuit of Figure 3 implementing the self-dual functions
The truth tables of the correct circuit (column A), the faulty circuit with a stuck-at-0 fault ql at the output of gate 4 (column A1), and the faulty circuit with a stuck-at-1 fault 2 at the output of gate 4 (column A2) are given in Table I .
In the presence of the fault 1 the output yl is erroneous under the alternating pairs of inputs 010, 101 and 011, 100. Thus the output Yl is not self-dual fault-secure with respect to the stuck-at-0 fault 1. On the other hand the output Y2 is erroneous under input 011 but not under input 100 and erroneous under input 101 but not under input 010. Therefore Y2 is self-dual fault-secure with respect to the stuck-at-0 fault 1. Both the outputs, Yl and Y2 are self-dual fault-secure with respect to the single stuck-at-0 fault In the following we are interested in the redesign of self-dual circuits into self-dual fault-secure circuit with respect to all single gate faults. G(dp, x) G(dp, 2) 7/= G(x) G (2) A gate g of the circuit f is called completely structurally self-dual fault-secure if all the paths from the gate g to all the outputs yj, j-1,... ,n, have either an even or an odd number of inverters.
These notions, definitions and theorems will be applied in the following chapters for the design of self-dual circuits for error detection and testing.
SELF-DUAL DUPLICATION
In this section we describe the method of selfdual duplication [16] . To each of the functional circuit outputs of the original circuit a corresponding self-dual output is determined. The self-dual outputs are implemented by use of self-dual complements of the corresponding outputs of the original circuit. The self-dual complements and the monitored circuit itself can be separately or jointly implemented. A joint implementation and a careful selection of the appropriate self-dual complements of the circuit outputs significantly reduces the necessary area overhead for the proposed method of error detection. The proposed approach is different from "normal" duplication and comparison where both the original circuit and its duplicate have to be separately implemented.
The general principle of self-dual duplication is illustrated in Figure 4 . The combinational circuit fc implements the n-tupel f(x)=fl(x),... ,fn( As an example we consider the self-dual duplication of a circuitfc with four inputs and three outputs implementing the Boolean functions:
The original circuit is shown in Figure 5 . The self-dual complements of the outputs Yl, Ya, and Y3, are determined according to (2) as:
A joint implementation of the original circuit and the self-dual complements is represented in Figure 6 
All these 2m self-dual complements @(x)@(x), For a separate implementation of the original circuit and the corresponding self-dual complements the columns 4 through 8 contain the area overhead for the implementation of the self-dual complements in % of the original optimized circuit, the fault coverage for internal stuck-at faults in %, the probability # not to detect an erroneous output due to an internal single stuck-at fault, the fault coverage for stuck-at faults of the input lines and the probability/2 not to detect an erroneous output caused by a stuck-at fault at the input lines.
The corresponding values for a joint implementation of the original circuit and its self-dual complements are given in column 9 to 13.
The average area overhead, in percentage of the area of the optimized functional circuit, is about 64% for a separate implementation and about 49% for a joint implementation. In the case of a joint implementation, about half of the circuits have an area overhead less than 20% of the optimized area of the original circuits. The average value for the area overhead for these 50% of the circuits is only 7%. Since the circuits cm82a, rd73, b and z4ml are self-dual no self-dual complement has to be added to the original circuits. replace the parity prediction function fp(X) by the self-dual complement 8p of the parity prediction function fp(X). 8p is easier to implement than fp(X).
Instead of checking the circuit by comparing the parity of the outputs with the predicted parity, we substitute the parity prediction function with a self-dual complement of this function. The parity of the outputs and the self-dual complement of the parity prediction function are added modulo 2 to form an arbitrary self-dual Boolean function. The self-duality of this function is constantly monitored by applying alternating inputs. Since we suppose the input variables to be alternating, the output y k(x) is also alternating as long as no error occurs.
It is easy to see that 6(x)=fp(x)(9 xi for i--l,..., m is always a self-dual complement offp(x), since fp(x) 6(x) xi is self-dual. Thus, the overhead for the optimal self-dual complement 6(x) is, at most, as large as the necessary overhead for the parity prediction function fp(x). Figure 7 shows an example circuit with 5 circuit outputs which is monitored by self-dual parity prediction.
The following Boolean functions fl,... ,f5 are implemented in Figure 7 . circuits cm82a, decod, rd73, z4ml and b the parity function is self-dual and no self-dual complement has to be added. The probability/2 in on-line mode not to detect a functional error due to a single stuck-at fault at the input lines is 56% for both realizations.
If an error due to a permanent fault occurs at the circuit outputs n times, it will not be detected with a probability of only #n which already is a very small quantity for relatively small values of n.
But the probability to miss an error resulting from a transient fault remains relatively high.
LINEAR OUTPUT SPACE COMPACTION OF ALTERNATING SIGNALS
In this section linear space compaction of alternating signals will be considered. The alternating outputs gl,... ,gn of the self-dual circuit fa are compacted by a linear compaction circuit LCC into q alternating signals Vl,..., Vq, < q < n. Only the compacted signals Vl,..., Vq are to be monitored, whether they are alternating or not. In [12] the alternating output signals are transformed into two-rail signals by use of D-flip-flops and then monitored by a two rail checker with 2n inputs and 2 outputs. The linear output space compaction for alternating signals as described in this section reduces the necessary area overhead for output checking by a factor of 2.5 to 3.
The linear compaction circuit LCC has to be self-dual and self-testing with respect to every single stuck-at-0/1 fault. Self-testing here means that every single stuck-at-0/1 fault is detectable by a non-alternating signal of at least one of the outputs of the LCC if the appropriate alternating signals are applied to its inputs.
The linear compaction circuit LCC can be realized by use of a linear self-dual module M(gl,g2, g3) with the three inputs g, g2, g3 and one output implementing the linear function M(gl, g2, g3) gl @ g2 @ g3, in GF(2). This function is self-dual. A direct implementation of the complete disjunctive normal form of M, M(gl,g2, g3) glg2g3 V 1g23 V g123 V glgEg3, is self-testing, whereas an implementation of M by two XOR-gates is not.
As an example the linear compaction circuit LCC for the compaction of ten alternating signals gl,.-.,gl0 into one alternating signal v according to a parity code is shown in Figure 8 .
The Since all the gates of the circuit in Figure 10 are structurally self-dual fault-secure, Gn is now empty and a second pass of the algorithm is not needed.
To obtain experimental results 34 benchmark circuits were transformed into self-dual circuits [21] . All redundancies were removed by the ATPGtool HANNIBAL [20] . Then these circuits were transformed into self-dual fault-secure circuits according the proposed algorithm and again all redundancies were removed. The average area overhead for the transformation of a self-dual circuit into a self-dual fault-secure circuit is 16.98%.
For 82% of the benchmark circuits the area overhead is less than 45%. For these 82% of the It was demonstrated that the design of selfdual circuits by use of self-dual complements is useful for error detection and testing. The combination of the different modes of operation allows to achieve different levels of error detection and fault tolerance.
